Micron Technology Logo

Micron Technology

Intern - Next Gen HBM Platform Arch

Posted 2 Hours Ago
Be an Early Applicant
In-Office
Folsom, CA
50K-50K Hourly
Internship
In-Office
Folsom, CA
50K-50K Hourly
Internship
Supports next-generation High Bandwidth Memory platform architecture through signaling and timing analysis, thermal modeling, power delivery network analysis, and system-level trade-off evaluation. Develops simulation, modeling, and automation tools for electrical, thermal, and power integrity studies. Collaborates with architecture, design, packaging, and technology teams to improve performance, efficiency, reliability, and scalability of advanced memory systems.
The summary above was generated by AI
Our vision is to transform how the world uses information to enrich life for all .
Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
The HBM Platform Architecture team defines the electrical, thermal, and power-delivery architectures that enable Micron's next-generation High Bandwidth Memory (HBM) solutions. Working closely with architecture, design, packaging, and technology teams, the organization drives innovation in signaling, power integrity, thermal management, and system optimization to support AI, high-performance computing, and data center applications.
As an HBM Platform Architecture Intern, you will contribute to the development of future HBM platforms by evaluating electrical, thermal, and power delivery architectures for advanced memory systems. You will work alongside experienced architects to analyze design trade-offs, develop modeling tools, and investigate solutions that improve performance, power efficiency, reliability, and scalability for next-generation memory products.
Responsibilities
  • Perform signaling and timing analysis for on-die and off-die interfaces across multiple system and packaging topologies.
  • Develop and evaluate thermal models to analyze heat transfer, thermal performance, and design trade-offs in advanced memory systems.
  • Analyze power delivery networks (PDNs), including IR-drop, electromigration (EM), power integrity, and power grid optimization for advanced HBM architectures.
  • Develop modeling, simulation, and automation tools to support power delivery, thermal analysis, and architecture evaluation activities.
  • Collaborate with architecture, design, packaging, and technology teams to evaluate system-level trade-offs and support future HBM technology development.

Minimum Qualifications
  • 0-2 years of relevant experience through internships, research projects, coursework, or academic projects in electrical engineering, VLSI design, signal integrity, power integrity, thermal analysis, semiconductor design, or related technical fields.
  • Currently pursuing a Bachelor's, Master's, or PhD degree in Electrical Engineering, Electronics Engineering, Computer Engineering, Computer Science, or a related field.
  • Coursework or project experience in analog design, I/O design, signaling, DRAM technologies, high-speed interfaces, packaging, or 2.5D/3D integration technologies.
  • Understanding of electrical systems, signal integrity, power delivery, circuit analysis, or semiconductor design fundamentals.
  • Ability to read and interpret technical specifications, datasheets, interface standards, and hardware documentation.
  • Strong analytical, problem-solving, and technical communication skills.
  • Experience using AI-enabled tools and large language models (LLMs) such as Copilot, Claude, ChatGPT, or similar technologies as part of engineering workflows, with the ability to validate and critically evaluate AI-generated outputs.

Preferred Qualifications
  • Familiarity with Cadence EDA tools, MATLAB, thermal analysis tools, signal integrity tools, or related engineering software.
  • Knowledge of semiconductor packaging, assembly processes, heterogeneous integration, or advanced packaging technologies.
  • Experience with analog design, I/O design, timing analysis, signal integrity, or system-level electrical modeling through coursework, research, or project work.
  • Experience with thermal modeling, computational analysis, power delivery analysis, IR-drop, electromigration (EM), or power integrity evaluations.
  • Knowledge of HBM, DRAM, memory interfaces, advanced interconnects, or high-speed signaling technologies.
  • Experience developing engineering automation tools, simulation environments, data analysis workflows, or modeling frameworks using Python or similar programming languages.
  • Demonstrated interest in semiconductor architecture, advanced memory technologies, AI infrastructure, and next-generation computing systems.

The US base salary range that Micron Technology estimates it could pay for this full-time position is:
$50.24 - $50.24 an hour
Additional compensation may include benefits, bonuses and equity.
Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US locations. Within the range, individual pay is determined by work location and additional job-related factors, including knowledge, skills, experience, tenure and relevant education or training. The pay scale is subject to change depending on business needs. Your recruiter can share more about the specific salary range for your preferred location during the hiring process.
Please note that the compensation details listed in US role postings reflect the base salary only, and do not include bonus, equity, or benefits.
As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .
Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.
To learn about your right to work click here.
To learn more about Micron, please visit micron.com/careers
US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron's People Organization at [email protected] or 1-800-336-8918 (select option #3)
Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.
Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.
AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.
Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Similar Jobs at Micron Technology

2 Hours Ago
In-Office
139K-295K Annually
Senior level
139K-295K Annually
Senior level
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Designs, implements, validates, and optimizes next-generation DRAM memory products, including LPDDR and DDR. Responsibilities include circuit architecture, layout oversight, parasitic modeling, simulation, verification, tape-out revisions, silicon debugging, root-cause analysis, and product qualification. The role collaborates across architecture, process, product, packaging, and test teams; leads technical investigations and design reviews; mentors engineers; and advances design methodologies and future memory technologies.
Top Skills: Ai-Enabled ToolsAnalog CircuitsCircuit LayoutCircuit SimulationDdrDesign VerificationDramFloor-PlanningLogic CircuitsLpddrMemory CircuitsParasitic ModelingPlacement And RoutingSilicon Debugging
2 Hours Ago
In-Office
199K-379K Annually
Expert/Leader
199K-379K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Leads the design, integration, and delivery of next-generation HBM SoC logic dies for AI/ML applications. Sets architecture and RTL strategy, oversees integration, validation, silicon bring-up, and performance-power-area trade-offs. Builds and manages a high-performing engineering organization, drives execution across multiple product generations, mitigates technical risks, and develops future leaders in HBM SoC design.
Top Skills: DramEda ToolsGdsHbmJedec StandardsPythonRtlSocSynthesisSystemverilogTclTiming Analysis
2 Hours Ago
In-Office
198K-337K Annually
Expert/Leader
198K-337K Annually
Expert/Leader
Artificial Intelligence • Hardware • Information Technology • Machine Learning
Own chip-level static timing analysis and sign-off for next-generation HBM SoCs through tape-out. Develop SDC constraints, drive timing closure across blocks and full-chip designs, perform MMMC, OCV, signal integrity, and crosstalk analysis, and automate STA workflows using Python and Tcl. Lead post-silicon timing correlation, define sign-off methodologies, communicate risks and readiness, and mentor junior engineers while collaborating across design, verification, physical design, test, and product teams.
Top Skills: 3D IcCadence TempusChipletsDftDramHbmJtagLiberty Timing ModelsMbistPythonSdcSynopsys PrimetimeTclTsv

What you need to know about the NYC Tech Scene

As the undisputed financial capital of the world, New York City is an epicenter of startup funding activity. The city has a thriving fintech scene and is a major player in verticals ranging from AI to biotech, cybersecurity and digital media. It also has universities like NYU, Columbia and Cornell Tech attracting students and researchers from across the globe, providing the ecosystem with a constant influx of world-class talent. And its East Coast location and three international airports make it a perfect spot for European companies establishing a foothold in the United States.

Key Facts About NYC Tech

  • Number of Tech Workers: 549,200; 6% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Capgemini, Bloomberg, IBM, Spotify
  • Key Industries: Artificial intelligence, Fintech
  • Funding Landscape: $25.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Greycroft, Thrive Capital, Union Square Ventures, FirstMark Capital, Tiger Global Management, Tribeca Venture Partners, Insight Partners, Two Sigma Ventures
  • Research Centers and Universities: Columbia University, New York University, Fordham University, CUNY, AI Now Institute, Flatiron Institute, C.N. Yang Institute for Theoretical Physics, NASA Space Radiation Laboratory

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account