Microsoft Logo

Microsoft

Senior Design Engineer

Posted 4 Days Ago
Be an Early Applicant
In-Office
Redmond, WA
120K-261K Annually
Senior level
In-Office
Redmond, WA
120K-261K Annually
Senior level
Design and implement high-performance Network-on-Chip IP for AI SoCs including microarchitecture specification, RTL development, synthesis/CDC/Lint closure, timing/power/PPA trade-offs, SOC integration, and collaboration with architecture, verification, and physical design teams.
The summary above was generated by AI
Overview

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, OneDrive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions. Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.  

We are looking for a Senior Design Engineer to work in the dynamic Microsoft Artificial Intelligence System on Chip (AISoC) Silicon team. 
 
Microsoft’s mission is to empower every person and every organization on the planet to achieve more. As employees we come together with a growth mindset, innovate to empower others, and collaborate to realize our shared goals. Each day we build on our values of respect, integrity, and accountability to create a culture of inclusion where everyone can thrive at work and beyond.  

#SCHIE


Responsibilities

You will be part of the design team driving many facets of high performance, high bandwidth Network-on-Chip designs in the start-of-the-art AI SoCs. The tasks will include working on Intellectual Property (IP) microarchitecture specification, Register Transfer Level (RTL) design, synthesis/Lint/CDC/FEV and System on Chip (SOC) integration on different subsystems. Throughout the program you will be interacting with various teams, including architecture, verification, and physical design, ensuring that the design is implemented and verified to the spec.


Qualifications

Qualifications:

  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience OR equivalent experience.  

Other requirements:

Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter. 

This role will require access to information that is controlled for export under export control regulations, potentially under the U.S. International Traffic in Arms Regulations or Export Administration Regulations, the EU Dual Use Regulation, and/or other export control regulations.  As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status (e.g., under 8 U.S.C. 1324b(a)(3)) for assessment of eligibility to access the export-controlled information. To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport. Lawful permanent residents, refugees, and asylees may verify status using other documents, where applicable.  

Preferred Qualifications:

  • 8+ years expertise in digital design including microarchitecture specification development, RTL coding in Verilog/System Verilog and Clock Domain Crossing (CDC)/Lint closure.
  • 6+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SOC designs.
  • 4+ years of experience in synthesis, timing constraints,power, Performance, Area (PPA) trade-offs and Post-Silicon Debug
  • 4+ experience in Designing Fabric/Network On Chip or Networking ASICs or Complex Control Logic
  • Complex algorithmic designs for AI usages
  • Script development. 
 
 


Silicon Engineering IC4 - The typical base pay range for this role across the U.S. is USD $119,800 - $234,700 per year. There is a different range applicable to specific work locations, within the San Francisco Bay area and New York City metropolitan area, and the base pay range for this role in those locations is USD $160,200 - $261,000 per year.

Certain roles may be eligible for benefits and other compensation. Find additional benefits and pay information here:
https://careers.microsoft.com/us/en/us-corporate-pay


This position will be open for a minimum of 5 days, with applications accepted on an ongoing basis until the position is filled.



Microsoft is an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to age, ancestry, citizenship, color, family or medical care leave, gender identity or expression, genetic information, immigration status, marital status, medical condition, national origin, physical or mental disability, political affiliation, protected veteran or military status, race, ethnicity, religion, sex (including pregnancy), sexual orientation, or any other characteristic protected by applicable local laws, regulations and ordinances. If you need assistance with religious accommodations and/or a reasonable accommodation due to a disability during the application process, read more about requesting accommodations.

Similar Jobs

6 Days Ago
Easy Apply
Hybrid
Easy Apply
175K-200K Annually
Senior level
175K-200K Annually
Senior level
Artificial Intelligence • Computer Vision • Hardware • Machine Learning • Robotics • Software • Agriculture
Design and optimize PCBs for embedded control and power electronics across prototyping to high-volume manufacturing. Own Altium infrastructure and libraries, establish PCB/DFM/DFA/DFT standards, optimize layouts for EMI/EMC and thermal reliability, support contract manufacturers, and field/production troubleshooting (~10% travel).
Top Skills: Altium 365Altium DesignerAltium Harness CreatorAltium SpiceAltium VaultDdrDfaDfmDftDifferential PairsEcadEmbedded SystemsEmi/EmcFpgasHigh-Speed Digital DesignImpedance ControlMicrocontrollersPcb DesignPower ElectronicsThermal Management
4 Days Ago
In-Office
120K-261K Annually
Senior level
120K-261K Annually
Senior level
Software • Quantum Computing • Metaverse • Infrastructure as a Service (IaaS)
Lead end-to-end physical implementation of large SoC blocks from RTL through GDS, including synthesis, floorplanning, place-and-route, timing signoff, physical verification, EMIR, formal equivalence, and low-power verification. Drive SOC clock construction and CTS, collaborate with CAD/RTL/DFT/architecture/power teams, influence PD tools and methodology, and communicate project status while owning technical delivery for medium-to-large designs.
Top Skills: Clock Tree Synthesis (Cts)DftEmirExtractionFloorplanningFormal EquivalenceGdsLow-Power VerificationPhysical VerificationPlace-And-RouteRtlSynthesisTiming Signoff
7 Days Ago
In-Office or Remote
United States
167K-250K Annually
Senior level
167K-250K Annually
Senior level
Aerospace • Artificial Intelligence • Machine Learning • Robotics • Software
Lead design and development of primary and secondary structural components for next-generation UAVs, owning the full lifecycle from concept to production. Perform and guide linear/nonlinear FEA, stress and fatigue analysis, material selection (composites, aluminum), and structural validation testing. Collaborate with cross-functional teams for integration, manufacturability, and certification, mentor junior engineers, and improve design and configuration management processes.
Top Skills: AbaqusAnsysAsme Y14.5CatiaConfiguration Management ToolsDfmaDigital TwinGd&TModel-Based EngineeringNastranNxSolidworks

What you need to know about the NYC Tech Scene

As the undisputed financial capital of the world, New York City is an epicenter of startup funding activity. The city has a thriving fintech scene and is a major player in verticals ranging from AI to biotech, cybersecurity and digital media. It also has universities like NYU, Columbia and Cornell Tech attracting students and researchers from across the globe, providing the ecosystem with a constant influx of world-class talent. And its East Coast location and three international airports make it a perfect spot for European companies establishing a foothold in the United States.

Key Facts About NYC Tech

  • Number of Tech Workers: 549,200; 6% of overall workforce (2024 CompTIA survey)
  • Major Tech Employers: Capgemini, Bloomberg, IBM, Spotify
  • Key Industries: Artificial intelligence, Fintech
  • Funding Landscape: $25.5 billion in venture capital funding in 2024 (Pitchbook)
  • Notable Investors: Greycroft, Thrive Capital, Union Square Ventures, FirstMark Capital, Tiger Global Management, Tribeca Venture Partners, Insight Partners, Two Sigma Ventures
  • Research Centers and Universities: Columbia University, New York University, Fordham University, CUNY, AI Now Institute, Flatiron Institute, C.N. Yang Institute for Theoretical Physics, NASA Space Radiation Laboratory

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account