Lead full-chip and transistor-level RF/mixed-signal layout for RFID and reader ICs, own floorplanning and tapeout readiness, coordinate cross-functional teams, perform DRC/LVS/DFM/EMIR reviews, mentor layout engineers, and drive layout methodology and foundry integration through production tape-outs.